



(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:  
 28.10.1998 Bulletin 1998/44

(51) Int. Cl.<sup>6</sup>: **H03L 7/18**, **H03L 7/197**,  
**H03L 7/107**

(21) Application number: 98107441.2

(22) Date of filing: 23.04.1998

(84) Designated Contracting States:  
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU**  
**MC NL PT SE**  
 Designated Extension States:  
**AL LT LV MK RO SI**

(30) Priority: 25.04.1997 JP 121483/97

(71) Applicant:  
**MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.**  
 Kadoma-shi Osaka (JP)

(72) Inventors:  
 • Tobise, Daisuke  
 Sendai 982-0807 (JP)  
 • Adachi, Hisashi  
 Minoo-shi, Osaka 562-0001 (JP)  
 • Kato, Hidenobu  
 Tsuzuki-ku, Yokohama 224 (JP)


(74) Representative:  
 Tiedtke, Harro, Dipl.-Ing. et al  
 Patentanwaltsbüro  
 Tiedtke-Bühling-Kinne & Partner  
 Bavariaring 4  
 80336 München (DE)

(54) **Multiband PLL frequency synthesizer**

(57) A multiband PLL frequency synthesizer is disclosed which includes: a reference signal generation circuit for generating a reference signal of which frequency is controlled; a phase comparator for generating a phase difference signal; a low-pass filter circuit for low-pass-filtering the phase difference signal with one of a plurality of cutoff frequencies selected; a VCO for generating and outputting a LO signal according to an output of the low-pass filter; a frequency dividing circuit having an integer frequency dividing mode and a fraction frequency dividing mode to supply the frequency-

divided signal to the phase comparator; and a control circuit for supplying the reference frequency control signal to the reference signal generation circuit, a filter control signal to the low-pass filter circuit, and frequency dividing control signal (data) to the frequency dividing circuit in accordance with a frequency command signal. The cutoff frequencies and the frequency dividing mode are selected to control the loop condition in accordance with the frequency command signal.

**FIG. 1**



EP 0 874 463 A2

## Description

BACKGROUND OF THE INVENTION

## 5 1. Field of the Invention

This invention relates to a multiband PLL frequency synthesizer for generating a frequency signal over a plurality of bands.

## 10 2. Description of the Prior Art

A multiband PLL frequency synthesizer for generating a frequency signal over a plurality of bands is known.

Fig. 7 is a block diagram of a prior art multiband PLL (phase-locked loop) frequency synthesizer. This prior art multiband PLL frequency synthesizer includes three PLL frequency synthesizing circuits 313, 314, and 315. The PLL frequency synthesizing circuits 313, 314, and 315 generate frequency signals at different bands respectively. Fig. 8 is an illustration of the prior art showing an example of using the prior art multiband PLL frequency synthesizer shown in Fig. 7. In Fig. 8, the PLL frequency synthesizing circuits 313, 314, and 315 generate frequency signals at bands f1 to f2, f3 to f4, and f5 to f6 respectively. A switch 316 outputs one of the frequency signals from the PLL frequency synthesizing circuits 313, 314, and 315.

20 In this circuit, there are many parts used because three similar circuits are used.

SUMMARY OF THE INVENTION

The aim of the present invention is to provide a superior multiband PLL frequency synthesizer.

25 According to the present invention there is provided a first PLL frequency synthesizer which includes: a reference signal generation circuit for generating a reference signal of which frequency is controlled in accordance with a reference frequency control signal; a phase comparing circuit for phase-comparing a frequency-divided signal with the frequency reference signal to output a phase difference signal; a low-pass filter circuit for low-pass-filtering the phase difference signal with one of a plurality of cut-off frequencies selected in response to the filter control signal; a voltage controlled oscillation circuit for generating and outputting an oscillation signal in accordance with an output of the low-pass filter circuit; a frequency dividing circuit for frequency-dividing the oscillation signal and supplying the frequency-divided signal to the phase comparing circuit; and a control circuit for generating the reference frequency control signal and the filter control signal in accordance with a frequency command signal.

In the first PLL frequency synthesizer, the frequency dividing circuit frequency-divides the oscillation signal in first and second modes in accordance with a frequency dividing control signal, the frequency dividing circuit frequency-dividing the oscillation signal by an integer in the first mode and frequency-dividing the oscillation signal in the second mode such that the oscillation signal is divided by a fraction using control data, the control circuit further generating the frequency dividing control signal, the integer, and control data in accordance with the frequency command signal. In this case, the frequency dividing circuit includes a frequency divider supplied with the integer and a dividing control circuit for controlling the frequency divider in the second mode such that the integer is periodically varied in accordance with the frequency dividing control signal.

In the first PLL frequency synthesizer, the low-pass filter circuit comprises a loop filter for charging and discharging a constant current for a phase difference interval represented by the phase difference signal and a switch controlled in response to the filter control signal, one terminal of the switch being supplied with the phase difference signal, and a filter circuit including a first capacitor of which one terminal is connected to the other terminal of the switch, the other terminal of the first capacitor being connected to the ground, and a series circuit including a resistor and a second capacitor, one end of the series circuit being connected to the other terminal of the switch and the other end of the series circuit being connected to the ground.

In the first PLL frequency synthesizer, the voltage controlled oscillation circuit includes a plurality of oscillation circuits, the oscillation signal is outputted by one of a plurality of the oscillation circuits in accordance with an oscillation control signal, the control circuit further generating the oscillation control signal in accordance with the frequency command signal.

According to the present invention there is provided a second PLL frequency synthesizer which includes: a reference signal generation circuit for generating a reference signal of which frequency is controlled in accordance with a reference frequency control signal; a phase comparing circuit for phase-comparing a frequency-divided signal with the frequency reference signal to output a phase difference signal; a low-pass filter circuit for low-pass-filtering the phase difference signal; a voltage controlled oscillation circuit for generating and outputting an oscillation signal in accordance with an output of the low-pass filter circuit; a frequency dividing circuit for frequency-dividing the oscillation signal in first

and second modes in accordance with a frequency dividing control signal, the frequency dividing circuit frequency-dividing the oscillation signal by an integer in the first mode and frequency-dividing the oscillation signal in the second mode such that the oscillation signal is divided by a fraction, and supplying the frequency-divided signal to the phase comparing circuit; and a control circuit for generating the reference frequency control signal and the frequency dividing control signal in accordance with a frequency command signal.

In the second PLL frequency synthesizer, the frequency dividing circuit includes a frequency divider supplied with the integer and a dividing control circuit for controlling the frequency divider in the second mode such that the integer is periodically varied in accordance with the frequency dividing control signal.

In the second PLL frequency synthesizer, the low-pass-filtering circuit low-pass-filters the phase difference signal with one of a plurality of cut-off frequencies selected in response to a filter control signal and the control circuit further generates the filter control signal in accordance with the frequency command signal. In this case, the low-pass filter circuit includes a loop filter for charging and discharging a constant current for a phase difference interval represented by the phase difference signal and a switch controlled in response to the filter control signal, one terminal of the switch being supplied with the phase difference signal, and a filter circuit including a first capacitor of which one terminal is connected to the other terminal of the switch, the other terminal of the first capacitor being connected to the ground, and a series circuit including a resistor and a second capacitor, one end of the series circuit being connected to the other terminal of the switch and the other end of the series circuit being connected to the ground.

In the second PLL frequency synthesizer, the voltage controlled oscillation circuit includes a plurality of oscillation circuits, the oscillation signal is outputted by one of a plurality of the oscillation circuits selected in accordance with an oscillation control signal, the control circuit further generating the oscillation control signal in accordance with the frequency command signal.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The object and features of the present invention will become more readily apparent from the following detailed description taken in conjunction with the accompanying drawings in which:

Fig. 1 is a block diagram of a multiband PLL frequency synthesizer of a first embodiment;

Fig. 2 is a block diagram of a frequency dividing circuit shown in Fig. 1;

Fig. 3 is a time chart of the first embodiment showing an operation of the frequency dividing circuit shown in Fig. 1;

Fig. 4 is a block diagram of a multiband PLL frequency synthesizer of a second embodiment;

Fig. 5 is a block diagram of a voltage controlled oscillation circuit shown in Fig. 4;

Fig. 6 is an illustration of the second embodiment showing an example of using the multiband PLL frequency synthesizer of the second embodiment;

Fig. 7 is a block diagram of a prior art multiband PLL frequency synthesizer; and

Fig. 8 is an illustration of the prior art showing an example of using the prior art multiband PLL frequency synthesizer shown in Fig. 7.

The same or corresponding elements or parts are designated with like references throughout the drawings.

#### DETAILED DESCRIPTION OF THE INVENTION

Hereinbelow will be described a first embodiment of this invention.

Fig. 1 is a block diagram of a multiband PLL frequency synthesizer of a first embodiment.

The multiband PLL frequency synthesizer of the first embodiment includes a frequency reference signal generation circuit 1 for generating a frequency reference signal (clock signal) 1c of which frequency is controlled in accordance with a reference frequency control signal 13a, a phase comparator 2 for phase-comparing a frequency-divided signal 10a with the frequency reference signal 1c to output a phase difference signal 2a, a low-pass filter 3 for low-pass-filtering the phase difference signal 2a with one of a plurality of cut-off frequencies selected in response to a filter control signal 13b, a voltage controlled oscillator 4 for generating and outputting an oscillation signal in accordance with an output of the low-pass filter 3, a frequency dividing circuit 10 for frequency-dividing the oscillation signal and supplying the frequency-divided signal 10a to the phase comparator 2, and a control circuit 13 for generating the reference frequency control signal 13a and the filter control signal 13b in accordance with a frequency command signal 16.

The frequency dividing circuit 10 frequency-divides the oscillation signal in first and second modes in accordance with a frequency dividing control signal 13c. The frequency dividing circuit 10 frequency-divides the oscillation signal by an integer M in the first mode and frequency-divides the oscillation signal in the second mode such that the oscillation signal is divided by a fraction. That is, in the first mode, an integer frequency dividing operation is effected and in the second mode, a fraction frequency dividing operation is effected. The control circuit 13 further generates and supplies

the frequency dividing control signal 13c, the integer M, and a constant k for the fraction operation as control data in accordance with the frequency command signal 16. More specifically, the control circuit 13 generates the reference frequency control signal 13a, the filter control signal 13b, the frequency dividing control signal 13c including the integer M and the constant k in accordance with the frequency command signal 16 using a ROM table included therein.

5 The low-pass filter 3 includes a loop filter 12 for charging and discharging a constant current for a interval corresponding to a phase difference interval represented by the phase difference signal 2a and a switch 9 controlled in response the filter control signal 13b and a filter circuit 8. One terminal 9a of the switch 9 is supplied with the phase difference signal 2a. The filter circuit 8 includes a first capacitor 5 of which one terminal 5a is connected the other terminal 9b of the switch 9 and of which the other terminal 5a is connected to the ground, and a series circuit 8a including  
10 a resistor 7 and a second capacitor 6. One end of the series circuit 8a is connected to the other terminal 9b of the switch 9 and the other end of the series circuit 8a is connected to the ground.

Fig. 2 is a block diagram of a frequency dividing circuit 10 shown in Fig. 1.

The frequency dividing circuit 10 includes a frequency divider 15 supplied with the integer M and a dividing control circuit 11 for controlling the frequency divider 15 in the second mode such that the integer M is periodically varied in  
15 accordance with the constant k in the frequency dividing control signal 13c.

An operation of the first embodiment will be described.

The reference signal generation circuit 1 generates the frequency reference signal (clock signal) 1c. The frequency of the frequency reference signal is controlled in accordance with the reference frequency control signal 13a.

The phase comparator 2 compares a phase of the frequency-divided signal 10a with a phase of the frequency reference signal 13a and supplies the phase difference signal 2a to the low-pass filter 3.  
20

The low-pass filter 3 effects low-pass-filtering the phase difference signal 2a. The cut-off frequency is selected from a plurality of the cut-off frequencies in response to the filter control signal 13b. More specifically, the loop filter 12 of the low-pass filter 3 charges and discharges a constant current for the interval corresponding to the phase difference interval represented by the phase difference signal 2a, so that a cutoff frequency, that is, a cutoff angular frequency  $\omega_{n1}$  is  
25 provided. When the switch 9 is made close in response the filter control signal 13b, the filter circuit 8 is added to the input of the loop filter 12, so that the filter circuit 8 acts as a part of the loop filter 12. It is assumed that the cutoff frequency of the filter circuit 8 is lower than that of the loop filter 12, that is, the passband of the filter circuit 8 is narrower than that of the loop filter 12. Then, when the switch 9 is made close, the cutoff angular frequency  $\omega_n$  of the PLL loop is lower than that when the switch is open, so that the passband of the filter circuit 3 can be varied in accordance with  
30 the filter control signal 13b.

The voltage controlled oscillator 4 generates and outputs the oscillation signal in accordance with an output of the low-pass filter 3 and outputs a local oscillation signal as the output of the multiband PLL frequency synthesizer of the first embodiment.

The frequency dividing circuit 10 effects frequency-dividing the oscillation signal and supplies the frequency-divided signal 10a to the phase comparator 2, so that the PLL feedback loop is provided.  
35

In the frequency dividing circuit 10, in the first mode, it effects the integer frequency dividing operation and in the second mode, it effects the fraction frequency dividing operation such that the oscillation signal is divided by a fraction.

More specifically, the frequency dividing circuit 10 includes the frequency divider 15 and a dividing control circuit 11. The dividing control circuit 11 includes an accumulator 103 having an adder 101 and a latch 102.  
40

The dividing control circuit 11 controls a divisor D for the frequency divider 15 to provide the fraction frequency dividing operation in the second mode such that the divisor D is varied periodically to equivalently provide a fraction of the divisor.

Fig. 3 is a time chart of the first embodiment showing an operation of the frequency dividing circuit 10 shown in Fig. 1.  
45

Assuming that a period  $1/fr$  of the frequency reference signal 1c is one clock CLK, the divisor D varies from the integer M to  $M + 1$  every L clocks (interval T), so that an average of the divisor D for the interval T is given by  $M + 1/L$ . The fraction term  $1/L$  can be treated as  $k/L$  and k is varied such that  $k = 0, 1, 2, \dots$ , so that the divisor D can be set every step of  $1/L$ . Then, the average divisor Mave is given by:

$$50 \quad \text{Mave} = M + k/L \quad (0 \leq k \leq L, k \text{ is an integer}) \quad (1)$$

This operation is provided by the accumulator 103 having an adder 101 and a latch 102. In Fig. 2, a value in the adder 101 increases by k every clock CLK which is the frequency reference signal 1c and when the adder overflows, the adder 101 supplies an overflow signal +1 to the frequency divider, the divisor D becomes  $M + 1$ . If the adder does  
55 not supply the overflow signal +1, the divisor D maintains the integer M.

This fraction frequency dividing operation expands the cutoff angular frequency  $\omega_n$  of the loop, so that the multiband PLL frequency synthesizer of the first embodiment can operate at a higher speed than that would only have the integer frequency dividing operation.

Moreover, a combination of variation in the low-pass filter 3 and the variation in the frequency dividing circuit 10, that is, the combination of narrow passband and wide passband in the low-pass filter 3 and the integer frequency dividing operation and the fraction frequency dividing operation can provide three cutoff angular frequencies  $\omega_n$  of the loop as shown in TABLE 1.

TABLE 1

LOWPASS FLT	NARROW	WIDE	WIDE
FRQ REF FRQ	LOW	LOW	HIGH
FRQ DIV OPE	INTEGER	INTEGER	FRACTION
CUTOFF ANG FRQ	$\omega_{n1} < \omega_{n2} < \omega_{n3}$		

As shown in table 1, the loop condition can be controlled by controlling only the cutoff frequency and controlled by switching the frequency dividing operation and the combination is possible. Moreover, as shown in table 1, it is possible that the oscillation signal is outputted from the voltage controlled oscillator at a plurality of frequency bands which may be intermittently arranged in the frequency base or may be continued in the frequency base.

As mentioned, the frequency of the local oscillation signal can be varied over a relatively wider range stable by adaptively varies the feedback loop condition, that is, the cutoff angular frequency and the frequency dividing operation, i.e., the integer frequency dividing operation and the fraction frequency dividing operation.

A second embodiment will be described.

Fig. 4 is a block diagram of a multiband PLL frequency synthesizer of the second embodiment.

The multiband PLL frequency synthesizer of the second embodiment is substantially the same as that of the first embodiment. The difference is that a voltage controlled oscillation circuit 14 is used instead of the voltage controlled oscillator 4.

Fig. 5 is a block diagram of a voltage controlled oscillation circuit 14 shown in Fig. 4. Fig. 6 is an illustration of the second embodiment showing an example of using the multiband PLL frequency synthesizer of the second embodiment.

The voltage controlled oscillation circuit 14 includes a plurality of oscillation circuits 201 and 202. The local oscillation signal is outputted from one of a plurality of the oscillation circuits 201 and 202 in accordance with an oscillation control signal 13d from the control circuit 13. That is, the control circuit 13 further generates the oscillation control signal 13d in accordance with the frequency command signal 16.

The oscillation circuit 201 is used to oscillate at a range over two different frequency bands A and B. The oscillation circuit 202 is used to oscillate at further different frequency band C, wherein one of oscillation circuits 201 and 202 is operated in response to supplying a power  $V_{cc}$  via a switch 204. An amplifier 203 amplifies the output of either of the oscillation circuit 201 or 202 to output the local oscillation signal.

The oscillation circuit 201 is used to generate the local oscillation signal at either of frequency band A or B and the oscillation circuit 202 generates the local oscillation signal at a frequency band C. Therefore, the frequency of the local oscillation signal from the local oscillation circuit 14 is at either of the frequency band A, B, or C.

Table 2 shows designing data of the multiband PLL frequency synthesizer of the second embodiment.

TABLE 2

	BAND A	BAND B	BAND C
VCO CONT SENSITIVITY KV [MHz/V]	120	80	50
PH COMP CONV GAIN $K_{\phi}$ [mA/rad]	1.59	1.59	1.59
AVERAGE DIV	32000	35000	43000
LOOP GAIN K [A/V · s]	5.96	3.63	1.85

As shown in table 2, in the oscillation circuit 201, the oscillation frequency band is wide, so that VCO controlling sensitivity is different, that is, it is 120 at the frequency band A and it is 80 at the frequency band B because a linearity of a variable capacitance diode (not shown) used in the oscillation circuit 201 is not maintained between the frequency bands A and B.

Moreover, because the loop gains K at respective frequency bands are different each other, if the reference frequency is constant and the cutoff frequency is not changed, it is difficult to provide the same characteristics at respec-

tive frequency bands A, B, and C.

More specifically, at frequency band C where the loop gain is lowest, the cutoff angular frequency  $\omega_n$  is low and increases in the order of the frequency band B and frequency band A. Then, as similar to the first embodiment, the passband of the loop filter is varied and the frequency of frequency reference signal is varied (the frequency dividing mode is changed) every frequency bands to provide three cutoff angular frequencies  $\omega_n$  in only one PLL loop to optimum the PLL loop every frequency band.

Determination of respective constants in the multiband PLL synthesizer of the second embodiment will be described.

At first, in Fig. 4, the switch 9 is made open to make the low-pass filter a broad band and the integer frequency dividing operation, that is, the first mode, is set. In this condition, respective constants in the loop filter 12 are determined to obtain a desired characteristic at the frequency band B where the loop gain is secondly largest. Then, with the frequency dividing mode maintained, that is in the first mode, the switch 9 is made close to make the low-pass filter 3 in a narrow band mode and then, constants of the capacitors 5 and 6, and the resistor 7 in the filter circuit 8 is determined to provide a desired characteristic at the frequency band A where the loop gain is largest. Finally, the switch 9 is made open, to provide the filter circuit 3 in a wide band condition, and then, the value of L supplied to the dividing control circuit 11 is determined at the frequency band C where the loop gain is smallest in the fraction frequency dividing operation mode, that is, the second mode.

As mentioned, at the frequency band where the loop gain is large, the reference frequency (frequency dividing mode) and the passbands of the low-pass filter 3 are determined to make the cutoff angular frequency  $\omega_n$  lower. On the other hand, at the frequency band where the loop gain is small, the reference frequency (frequency dividing mode) and the passbands of the low-pass filter 3 are determined to make the cutoff angular frequency  $\omega_n$  higher, so that only one PLL loop can provide substantially the same characteristic at respective frequency bands.

A multiband PLL frequency synthesizer is disclosed which includes: a reference signal generation circuit for generating a reference signal of which frequency is controlled; a phase comparator for generating a phase difference signal; a low-pass filter circuit for low-pass-filtering the phase difference signal with one of a plurality of cutoff frequencies selected; a VCO for generating and outputting a LO signal according to an output of the low-pass filter; a frequency dividing circuit having an integer frequency dividing mode and a fraction frequency dividing mode to supply the frequency-divided signal to the phase comparator; and a control circuit for supplying the reference frequency control signal to the reference signal generation circuit, a filter control signal to the low-pass filter circuit, and frequency dividing control signal (data) to the frequency dividing circuit in accordance with a frequency command signal. The cutoff frequencies and the frequency dividing mode are selected to control the loop condition in accordance with the frequency command signal.

## Claims

### 1. A PLL frequency synthesizer comprising:

reference signal generation means for generating a reference signal of which frequency is controlled in accordance with a reference frequency control signal;  
phase comparing means for phase-comparing a frequency-divided signal with said frequency reference signal to output a phase difference signal;  
low-pass filter means for low-pass-filtering said phase difference signal with one of a plurality of cut-off frequencies selected in response to said filter control signal;  
voltage controlled oscillation means for generating and outputting an oscillation signal in accordance with an output of said low-pass filter means;  
frequency dividing means for frequency-dividing said oscillation signal and supplying said frequency-divided signal to said phase comparing means; and  
control means for generating said reference frequency control signal and said filter control signal in accordance with a frequency command signal.

2. The PLL frequency synthesizer as claimed in claim 1, wherein said frequency dividing means frequency-divides said oscillation signal in first and second modes in accordance with a frequency dividing control signal, said frequency dividing means frequency-dividing said oscillation signal by an integer in said first mode and frequency-dividing said oscillation signal in said second mode such that said oscillation signal is divided by a fraction using control data, said control means further generating said frequency dividing control signal, said integer, and control data in accordance with said frequency command signal.

3. The PLL frequency synthesizer as claimed in claim 2, wherein said frequency dividing means comprises a fre-

quency divider supplied with said integer and a dividing control circuit for controlling said frequency divider in said second mode such that said integer is periodically varied in accordance with said frequency dividing control signal.

4. The PLL frequency synthesizer as claimed in claim 1, wherein said low-pass filter means comprises a loop filter for charging and discharging a constant current for a phase difference interval represented by said phase difference signal and a switch controlled in response said filter control signal, one terminal of said switch being supplied with said phase difference signal, and a filter circuit including a first capacitor of which one terminal is connected the other terminal of said switch, the other terminal of said first capacitor being connected to the ground, and a series circuit including a resistor and a second capacitor, one end of said series circuit being connected to the other terminal of said switch and the other end of said series circuit being connected to the ground.
5. The PLL frequency synthesizer as claimed in claim 1, wherein said voltage controlled oscillation means includes a plurality of oscillation circuits, said oscillation signal is outputted by one of a plurality of said oscillation circuits in accordance with an oscillation control signal, said control means further generating said oscillation control signal in accordance with said frequency command signal.
6. A PLL frequency synthesizer comprising:
  - reference signal generation means for generating a reference signal of which frequency is controlled in accordance with a reference frequency control signal;
  - phase comparing means for phase-comparing a frequency-divided signal with said frequency reference signal to output a phase difference signal;
  - low-pass filter means for low-pass-filtering said phase difference signal;
  - voltage controlled oscillation means for generating and outputting an oscillation signal in accordance with an output of said low-pass filter means;
  - frequency dividing means for frequency-dividing said said oscillation signal in first and second modes in accordance with a frequency dividing control signal, said frequency dividing means frequency-dividing said oscillation signal by an integer in said first mode and frequency-dividing said oscillation signal in said second mode such that said oscillation signal is divided by a fraction, and supplying said frequency-divided signal to said phase comparator; and
  - control means for generating said reference frequency control signal and said frequency dividing control signal in accordance with a frequency command signal.
7. The PLL frequency synthesizer as claimed in claim 6, wherein said frequency dividing means comprises a frequency divider supplied with said integer and a dividing control circuit for controlling said frequency divider in said second mode such that said integer is periodically varied in accordance with said frequency dividing control signal.
8. The PLL frequency synthesizer as claimed in claim 6, wherein low-pass-filtering means low-pass-filters said phase difference signal with one of a plurality of cut-off frequencies selected in response to a filter control signal, said control means further generating said filter control signal in accordance with said frequency command signal.
9. The PLL frequency synthesizer as claimed in claim 8, wherein said low-pass filter means comprises a loop filter for charging and discharging a constant current for a phase difference interval represented by said phase difference signal and a switch controlled in response said filter control signal, one terminal of said switch being supplied with said phase difference signal, and a filter circuit including a first capacitor of which one terminal is connected the other terminal of said switch, the other terminal of said first capacitor being connected to the ground, a series circuit including a resistor and a second capacitor, one end of said series circuit being connected to the other terminal of said switch and the other end of said series circuit being connected to the ground.
10. The PLL frequency synthesizer as claimed in claim 6, wherein said voltage controlled oscillation means includes a plurality of oscillation circuits, said oscillation signal is outputted by one of a plurality of said oscillation circuits in accordance with an oscillation control signal, said control means further generating said oscillation control signal in accordance with said frequency command signal.

FIG. 1






FIG. 2




FIG. 3




FIG. 4




FIG. 5








FIG. 6



**FIG. 7 PRIOR ART****FIG. 8 PRIOR ART**



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 0 874 463 A3

(12) EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
06.12.2000 Bulletin 2000/49

(51) Int. Cl.<sup>7</sup>: H03L 7/18, H03L 7/197,  
H03L 7/107, H03L 7/093

(43) Date of publication A2:  
28.10.1998 Bulletin 1998/44

(21) Application number: 98107441.2

(22) Date of filing: 23.04.1998

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(30) Priority: 25.04.1997 JP 12148397

(71) Applicant:  
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.  
Kadoma-shi, Osaka (JP)

(72) Inventors:  
• Tobise, Daisuke  
Sendai 982-0807 (JP)  
• Adachi, Hisashi  
Minoo-shi, Osaka 562-0001 (JP)  
• Kato, Hidenobu  
Tsuzuki-ku, Yokohama 224 (JP)


(74) Representative:  
Tiedtke, Harro, Dipl.-Ing. et al  
Patentanwaltsbüro  
Tiedtke-Bühling-Kinne & Partner  
Bavariaring 4  
80336 München (DE)

(54) Multiband PLL frequency synthesizer

(57) A multiband PLL frequency synthesizer is disclosed which includes: a reference signal generation circuit for generating a reference signal of which frequency is controlled; a phase comparator for generating a phase difference signal; a low-pass filter circuit for low-pass-filtering the phase difference signal with one of a plurality of cutoff frequencies selected; a VCO for generating and outputting a LO signal according to an output of the low-pass filter; a frequency dividing circuit having an integer frequency dividing mode and a fraction frequency dividing mode to supply the frequency-

divided signal to the phase comparator; and a control circuit for supplying the reference frequency control signal to the reference signal generation circuit, a filter control signal to the low-pass filter circuit, and frequency dividing control signal (data) to the frequency dividing circuit in accordance with a frequency command signal. The cutoff frequencies and the frequency dividing mode are selected to control the loop condition in accordance with the frequency command signal.

FIG. 4



EP 0 874 463 A3



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 98 10 7441

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	US 5 420 545 A (DAVIS CRAIG M ET AL) 30 May 1995 (1995-05-30) * column 3, line 8 - column 7, line 28; figures 1,2,5 *	1-3,6-8	H03L7/18 H03L7/197 H03L7/107 H03L7/093
Y	---	5,10	
X	EP 0 727 877 A (MATSUSHITA ELECTRIC IND CO LTD) 21 August 1996 (1996-08-21) * column 3, line 18 - column 5, line 25 * * column 6, line 48 - column 8, line 5 * * column 8, line 50 - column 9, line 4 * * figures 1-3,5-8 *	1-4,6-9	
Y	---	5,10	
X	US 5 448 763 A (GILLIG STEVEN F) 5 September 1995 (1995-09-05) * column 3, line 24 - line 32 * * column 4, line 67 - column 9, line 56; figures 1,3-6 *	1	
Y	---	2,3,5,8	
X	EP 0 566 358 A (HUGHES AIRCRAFT CO) 20 October 1993 (1993-10-20) * page 3, line 16 - page 4, line 14 * * page 4, line 45 - page 5, line 11; figure 1 *	6,7	TECHNICAL FIELDS SEARCHED (Int.Cl.6) H03L
Y	---	2,3,8,10	
Y	FR 2 685 583 A (APPLIC GLES ELECTR MECA) 25 June 1993 (1993-06-25) * page 2, line 16 - line 31 * * page 3, line 31 - page 7, line 4 * * figure *	5,10	
	-----		
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 13 October 2000	Examiner Balbinot, H
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	

EPO FORM 1503 03.82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 10 7441

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

13-10-2000

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5420545	A	30-05-1995	NONE	
EP 0727877	A	21-08-1996	JP 8223037 A US 5694089 A	30-08-1996 02-12-1997
US 5448763	A	05-09-1995	AU 7972994 A BR 9406064 A CA 2152809 A CN 1116473 A,B DE 4498745 T GB 2290183 A,B JP 8505754 T KR 178619 B RU 2110151 C SE 9502482 A WO 9513666 A	29-05-1995 06-02-1996 18-05-1995 07-02-1996 31-07-1997 13-12-1995 18-06-1996 15-05-1999 27-04-1998 11-09-1995 18-05-1995
EP 0566358	A	20-10-1993	US 5307071 A AU 3689493 A CA 2093252 A,C IL 105340 A JP 2901120 B JP 6045929 A KR 165697 B NO 931407 A	26-04-1994 11-11-1993 18-10-1993 27-11-1995 07-06-1999 18-02-1994 20-03-1999 18-10-1993
FR 2685583	A	25-06-1993	NONE	

EPO FORM P443

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82